

Bump and Assembly Transfer of Select 10x10 and 12x12 Flip Chip Products

Bumping Process at Amkor Taiwan (AT5) and Flip Chip CSP_BGA at SK3 Qualification

QUALIFICATION PLAN			
TEST	SPECIFICATION	SAMPLE SIZE	RESULTS
Temperature Cycle (TC)*	JEDEC <i>JESD22-A104</i>	3 x 32	PASS
Unbiased Highly Accelerated Stress Test (uHAST)*	JEDEC <i>JESD22-A118</i>	3 x 32	PASS
Solder Heat Resistance (SHR)*	JEDEC/IPC <i>J-STD-020</i>	3 x 11	PASS
Electrostatic Discharge <i>Field Induced Charge Device Model</i>	JEDEC <i>JESD22-C101</i>	3/voltage	PASS ±250V

*Preconditioned per JEDEC/IPC J-STD-020